##############################################################
#
# Xilinx Core Generator version J.30
# Date: Fri Apr 27 03:17:03 2007
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
# BEGIN Project Options
SET addpads = False
SET asysymbol = False
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = False
SET designentry = VHDL
SET device = xc2v1000
SET devicefamily = virtex2
SET flowvendor = Other
SET formalverification = False
SET foundationsym = False
SET implementationfiletype = Ngc
SET package = fg456
SET removerpms = False
SET simulationfiles = Behavioral
SET speedgrade = -4
SET verilogsim = False
SET vhdlsim = True
# END Project Options
# BEGIN Select
SELECT Binary_Counter family Xilinx,_Inc. 8.0
# END Select
# BEGIN Parameters
CSET aclr=false
CSET ainit=true
CSET ainit_value=ff
CSET aset=false
CSET async_threshold_output=false
CSET ce=true
CSET component_name=downcnt
CSET count_mode=DOWN
CSET cycle_early_threshold_output=false
CSET final_count_value=1
CSET increment_value=1
CSET load=true
CSET load_ce_priority=Load_Overrides_CE
CSET output_width=8
CSET restrict_count=true
CSET sclr=false
CSET sinit=false
CSET sinit_value=0
CSET sset=false
CSET sync_ce_priority=Sync_Overrides_CE
CSET sync_threshold_output=true
CSET syncctrlpriority=Reset_Overrides_Set
CSET threshold_value=2
# END Parameters
GENERATE
# CRC: e361fd19