<?xml version="1.0"?>

<PacDesignData>

<DocFmtVersion>1</DocFmtVersion>
<DeviceType>ispPAC-CLK5406D</DeviceType>

<CreatedBy>PAC-Designer 6.32.1347</CreatedBy>

<FuseMap>11111111111000010011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010011111111111110111111111101000101100010111000001100110101000000010000100001010100110111100011000000111101000010011100000000000001000100010001000100010001000100010001111111111110000000000000000000000000000100000100100000100000100100100000100000100010000001111111100000111111111111111111111111111111111111111111111111111111111111111111111111101100100000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111</FuseMap>

<SecurityFuse>0</SecurityFuse>

<SummaryInformation>
<Title>Zero-delay Buffer using ispClock5406D</Title>
<Subject>ZDB in an ispClock5406D</Subject>
<Author>Lattice Applications Group</Author>
<Keywords>ispPAC-CLK5406D</Keywords>
<Comments>
<![CDATA[This design implements a Zero Delay buffer in an ispClock5406D
- All 6 outputs are enabled and configured as LVDS
- Both Phase and Time Skew for each output are enabled
- The input and output clocks have the same frequency
- At 100 MHz input clock the VCO is operating at 400MHz







]]>
</Comments>
</SummaryInformation>

<GeneralPurposeLogicEnvOption>
   <PACMode>0</PACMode>
   <HDLMode>0</HDLMode>
   <PreferSynthesis>0</PreferSynthesis>
   <PROJName></PROJName>
   <PROJDIR></PROJDIR>
</GeneralPurposeLogicEnvOption>

<RemoteFileList>
</RemoteFileList>

<SymbolicSchematicData>
  <Symbol>
    <SymKey>153</SymKey>
    <NameText>Profile 0 Ref Frequency</NameText>
    <Value>60.0000MHz</Value>
  </Symbol>
  <Symbol>
    <SymKey>891</SymKey>
    <NameText>OEw</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>892</SymKey>
    <NameText>OEx</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>893</SymKey>
    <NameText>OEy</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>894</SymKey>
    <NameText>OEz</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>881</SymKey>
    <NameText>OE0</NameText>
    <Value>1</Value>
  </Symbol>
  <Symbol>
    <SymKey>882</SymKey>
    <NameText>OE1</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>885</SymKey>
    <NameText>OE2</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>886</SymKey>
    <NameText>OE3</NameText>
    <Value>1</Value>
  </Symbol>
  <Symbol>
    <SymKey>889</SymKey>
    <NameText>OE4</NameText>
    <Value>1</Value>
  </Symbol>
  <Symbol>
    <SymKey>890</SymKey>
    <NameText>OE5</NameText>
    <Value>1</Value>
  </Symbol>
  <Symbol>
    <SymKey>339</SymKey>
    <NameText>ispCLK Performance Grade</NameText>
    <Value>0</Value>
  </Symbol>
  <Symbol>
    <SymKey>596</SymKey>
    <NameText>ispCLK Feedback Output Pin</NameText>
    <Value>2</Value>
  </Symbol>
</SymbolicSchematicData>

</PacDesignData>

