Goals of the Summer Integration Test

H. Evans Columbia/Nevis

- Summer Integration Schedule
 - 16-Jul-03 8-Oct-03
- Test Infrastructure
 - what we need & what we will have
- Global Integration Goals
 - 1. Test all Data Links in the L1Cal System for basic functionality
 - 2. Study Data & Data Transfer Problems
- Note: this plan will evolve suggestions welcome!

http://www.nevis.columbia.edu/~evans/l1cal/hardware/hardware.html#integration

Test Infrastructure

- L1Cal Integration Stand
 - semi-permanent
 - on sidewalk outside MCH1
 - long-term: assemble fullL1Cal system here
- Infrastruct. (J. Anderson)
 - Rack(s) & RMI monitors
 - Power/Ground from MCH
 - isolated platform
 - Cabling for:
 - Splitter(s), SCL
 - Ethernet connections
 - Safety review
 - Mainly during shutdown
 - early July

- We Supply
 - Crates
 - w/ power supplies & fans
 - Test Equipment
 - Scopes, Logic Analyzers
 - Computers/Software
 - Our prototype cards
 - People to do the testing
- Information Needed
 - Power Usage estimates

Links & Testing Priorities

DataPump→ADF	will be useful during integration	Stage 0
VME/SCL→TAB	• at Nevis	~indep of integration
TAB→GAB	• at Nevis	
SCL→TAB	availability of SCL signals	Stage 1
VME/SCL→ADF	 kludged interface to ADF 	High priority for summer integration
BLS →ADF	• timing from SCL, split signals	megration
ADF→TAB	• synch between ADF & TAB (VME/SCL)	
	 use ADF test memory 	
$BLS \mathop{\rightarrow} ADF \mathop{\rightarrow} TAB$	• synch via SCL	
Latency	can measure this separately	Stage 2
TAB→Cal-Track	• synch between TAB & Cal-Track	Lower priority for summer integration
	 use TAB test memory 	Summer integration
ADF,TAB→TCC	• TCC interface to ADF & TAB software	
GAB→TFW	• special and/or list	Stage 3
TAB,GAB→L2,L3	• VRBs & VRBCs	Do later
	 mod's to L2,L3 software 	

Some Specific Tests

1) BLS Analog Signal Shapes for Digital Filter Studies • using split signals	Stage 0 ~indep of integration
this is an ongoing test	
Measure Cross-Talk between ADF Inputs multiple input channels (BLS or DataPump)	Stage 1 High priority for
2) Data Protocolgoal: can we transmit & receivethis is the basic link test	summer integration
 3) Data Integrity goal: bit-error-rate measurement in realistic conditions must have parity checking & error counting in firmware 	
Study Digital Filter with Real System need sensible filter coefficients?	Stage 2 Lower priority for summer integration
1) Sliding Windows Algorithm with Real Data	Stage 3
9x9 Trigger Towers Neededrequires ~20 splitters	Do later