
ADF PROTOTYPE MEASUREMENTS ON ADC CHANNELS

Denis Calvet calvet@hep.saclay.cea.fr

CEA Saclay, 91191 Gif-sur-Yvette CEDEX, France

Saclay, 10 September 2003


D0 L1 Calorimeter Trigger upgrade Run IIb




Note: 1 LSB of 10 bit ADC = \sim 1:16 GeV in Et

Digital output of ADC (logic analyzer); no source connected to ADF analog inputs All channels on FPGA#0 satisfactory


D. Calvet 2 / 11 Saclay, 10 September 2003



D0 L1 Calorimeter Trigger upgrade Run IIb




D. Calvet 4 / 11 Saclay, 10 September 2003




D. Calvet 5 / 11 Saclay, 10 September 2003

D0 L1 Calorimeter Trigger upgrade Run IIb




ADF channel input: trigger pickoff-like shape; amplitude: 2.5V (~ 1:2 full scale)
ADC sampling frequency: 32 MHz (8 MHz on-board oscillator x 4) - 31.25 ns period
All channels are satisfactory

D. Calvet 6/11 Saclay, 10 September 2003




D. Calvet 7 / 11 Saclay, 10 September 2003

D0 L1 Calorimeter Trigger upgrade Run IIb




D. Calvet 8 / 11 Saclay, 10 September 2003



D. Calvet 9 / 11 Saclay, 10 September 2003

D0 L1 Calorimeter Trigger upgrade Run IIb



D. Calvet 10/11 Saclay, 10 September 2003

SUMMARY

Electrically and logically

All 32 channels and ADC's working ADC clocks, power-up pin and outputs correctly connected to FPGA's

Pedestal noise

low on 16 channels; poor on 8 channels; unacceptable on 8 channels Need to understand the cause of the noise and find ways to reduce it

Trigger pickoff-like pulse response

As expected on all channels (1 cabling defect found) but noisy channels are an issue

Bandwidth limitation

Tested: limit to 6 MHz or less bandwidth of 1st order cell on ADC driver feedback loop To try: change cutoff of 1st order cell in front of ADC from 15 MHz to 7.5 MHz

Schematics and logic validated, but improvements needed to reduce noise on some channels (in addition to tuning anti-aliasing filter parameters)