PCI Bus Operation

A guide for the uninformed by the slightly less uninformed!

E. Hazen - 09/17/99

PCI Fundamentals

The PCI bus is the de-facto standard bus for current-generation personal computers. The main advantages for embedded applications like the STT are:

- direct implementation in FPGAs (no data buffers or glue chips)
- efficient protocol ("data burst" is the standard transfer)
- ready availability of development hardware (PC motherboards or VME carriers)

The PCI bus is a 32- or 64-bit wide bus with multiplexed address and data lines. The bus requires about 47 lines for a complete (32-bit) implementation. The standard operating speed is 33MHz, and data can be transferred continuously at this rate for large bursts.

The basic transfer mechanism is a burst, composed of an address phase and one or more data phases. Typical read and write transfers are illustrated below:

**PCI Read Cycle.** Note that the first data phase is delayed by the target, the second is not delayed (full speed) and the third is delayed by the master.
PCI Write Cycle. The first two data phases run at full speed, while the second is delayed first by the master, then by the target.

**Required PCI Bus Signals**

All required PCI bus signals is shown in the table below with explanations.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Driven by</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Master</td>
<td>Bus Clock (normally 33MHz; DC okay)</td>
</tr>
<tr>
<td>FRAME#</td>
<td>Master</td>
<td>Indicates start of a bus cycle</td>
</tr>
<tr>
<td>AD[31:0]</td>
<td>Master/Target</td>
<td>Address/Data bus (multiplexed)</td>
</tr>
<tr>
<td>C/BE#[3:0]</td>
<td>Master</td>
<td>Bus command (address phase) Byte enables (data phases)</td>
</tr>
<tr>
<td>IRDY#</td>
<td>Master</td>
<td>Ready signal from master</td>
</tr>
<tr>
<td>TRDY#</td>
<td>Target</td>
<td>Ready signal from target</td>
</tr>
<tr>
<td>DEVSEL#</td>
<td>Target</td>
<td>Address recognized</td>
</tr>
<tr>
<td>RST#</td>
<td>Master</td>
<td>System Reset</td>
</tr>
<tr>
<td>PAR</td>
<td>Master/Target</td>
<td>Parity on AD, C/BE#</td>
</tr>
<tr>
<td>STOP#</td>
<td>Target</td>
<td>Request to stop transaction</td>
</tr>
<tr>
<td>IDSEL</td>
<td></td>
<td>Chip select during initialization transactions</td>
</tr>
<tr>
<td>PERR#</td>
<td>Receiver</td>
<td>Parity Error</td>
</tr>
<tr>
<td>SERR#</td>
<td>Any</td>
<td>Catastrophic system error</td>
</tr>
</tbody>
</table>

**PCI vs PMC vs PC-MIP**

Confused by all those acronyms? Me, too!

*PCI* is the basic bus standard. It defines the electrical characteristics, protocol, and the
standard plug-in card format which is used in PCS. **PMC** (PCI Mezzanine Card) is the mezzanine card format I propose for the logic boards. It is electrically compatible with the standard PCI bus. PMC modules are widely used in physics and industry. **PC-MIP** is another, smaller mezzanine card format which is also electrically compatible with PCI. It is also an industrial standard, typically used for I/O.

**Sources of Additional Information**

- **PCI SIG** - the keeper of the PCI bus specification (available from their web site for $50). They also have a brief Introduction to the PCI bus.
- Altera PCI and Bus Interfaces page.
PCI Development Options

PCI Bus Interfaces

Complete Chips (PLX, AMCC, Intel, others)

Stand-alone solution; easy to get working
Working examples we can steal from (CMS groups)

FPGA and CPLD "cores"

Altera, Xilinx, Cypress and others provide "ready-to-compile" blocks
Some are expensive (Altera = $15k!), some are free (Cypress)
Efficient use of board space (can put other stuff in FPGA)

Development Platforms

PC Motherboard with adapter cards

Can buy adapters of various types for PMC and PC-MIP cards
PCI bus is built-in to all modern PC motherboards
Can build a "development system" for < $500
Lots of experience at CERN and other places with this option

VME Carrier Boards

Various "Intelligent" (with CPU) and "non-Intelligent" boards exist
Need working VME system
Expensive to get started (VME crate plus $3-$5k for modules)
...but, we ultimately need VME
Test Fixtures Needed

Testing FRC:

- CFT/CTT Simulator (G-Link Tx + memory) 
  Ed Barsotti?
- SCL Simulator (????)
- STC Simulator (LVDS Rx on PCI bus) 
  Develop Ourselves
- Receiver for J3 aux bus buffering signals (wire-wrap thing?)

Testing STC:

- FRC Road Simulator (LVDS Tx on PCI bus) 
  Develop Ourselves
- FRC J3 buffer signals simulator (????)
- SMT data source (SVX simulator + Sequencer + crate?)
  (or another G-Link transmitter from Ed Barsotti)
- TFC Simulator (LVDS Rx on PCI bus) 
  Develop Ourselves

Testing TFC/ZVC:

- STC Simulator (LVDS Tx on PCI bus) 
  Develop Ourselves
- FRC J3 buffer signals simulator (????)

Other Common Test Fixtures:

- VIPA Crate (with power supplies) 
  Test software (some OS for CPU)
- VBD
- VME CPU board
- VME extender
- VME display/switch module